FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5884 Discussions

DCFIFO : DCFIFO_MIXED_WIDTHS IP Support on Cyclone IV - V

Altera_Forum
Honored Contributor II
949 Views

Hello, 

In the DCFIFO documentation i see that DCFIFO_MIXED_WIDTHS is supported for Arria 10 with several combination of widths of input and output ports. 

 

This is also indicated in table 12 on https://www.altera.com/documentation/eis1414462767872.html

Can I conclude that the function is not supported on other FPGA types than Arria 10 ?  

 

(I tried in on a Cyclone V with a 16 => 8 bit combination. Only 8 of the 16 bits are passed through the FIFO in Modelsim and the test on my DE0-CV shows the same result. I saw no warnings that the function is not supported in the Quartus 7.0 output.) 

 

Best Regards, 

Johi. 

0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
90 Views

Hi,  

 

DCFIFO with different port widths (width ratio in a power of 2) works in Cyclone family. Maybe there is error in your code in write or read logic or FIFO parameters?
Altera_Forum
Honored Contributor II
90 Views

Hello vlrean, 

Thanks for the reply.  

Further testing learns you are right.  

The ALTERA documentation would have been even better if all FPGA types would have been mentioned or none at all. 

Best regards, 

John. 

Reply