FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5875 Discussions

DDR (hpcII) native interface simulation : local_init_done always '0'

Altera_Forum
Honored Contributor I
1,016 Views

Hi, 

 

The HPCII native interface documentation is very poor, so I try to simulate my design to verify read and write operations. 

 

I use Quartus 10.1 sp1 / modelsim 6.6c 

HPC II : - PSC A2S56D40CTP-G5 DDR (cycIII starter kit DDR), burst x4 

- full calibration & generate simulation model options 

 

I made a testbench with my ddr_driver (which drive local signals), ddr IP and quartus generated memory model. 

The internal PLL works (phy_clk, mem_clk, aux_full_rate_clk... are generated) but the DDR IP seems to fail its initialization/calibration : 

- local_init_done, local_ready, ctl_cal_fail, ctl_cal_success... are all at '0'. 

 

Is it possible to simulate ddr calibration ? How can I pass this step and get local_ready asserted ? 

 

Thanks.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
84 Views

why is there no answer? where is the fireman??

Reply