FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6343 Discussions

DDR2 High Performance Controller multidriver error

Altera_Forum
Honored Contributor II
936 Views

Dear All, 

 

I am finding below compilation error in DDR2 memory controller. 

I am using stratix III device. 

 

Error: Illegal connection found on I/O input buffer primitive DDR_2_top:dut|DDR_2:R_2_inst|DDR_2_controller_phy:R_2_controller_phy_inst|DDR_2_phy:R_2_phy_inst|DDR_2_phy_alt_mem_phy:R_2_phy_alt_mem_phy_inst|DDR_2_phy_alt_mem_phy_clk_reset:clk|gen_mimic_diff_ibuf.fb_clk_ibuf. Source IO FATEC_DDR_2_top:dut|DDR_2:R_2_inst|DDR_2_controller_phy:R_2_controller_phy_inst|DDR_2_phy:R_2_phy_inst|DDR_2_phy_alt_mem_phy:R_2_phy_alt_mem_phy_inst|DDR_2_phy_alt_mem_phy_clk_reset:clk|DDR_CLK_OUT[0].mem_clk_obuf~0 also drives out to other destination than the buffer. 

 

Any idea about the error? 

 

Best Regards, 

Cheevu
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
222 Views

As per data sheet mem_clk and mem_clk_n need to be connected as bi directional port even though for DDR2 interface is an input

0 Kudos
Altera_Forum
Honored Contributor II
222 Views

cool~~~~~~

0 Kudos
Altera_Forum
Honored Contributor II
222 Views

readed.......

0 Kudos
Reply