FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5990 Discussions

DDR2 SDRAM controller & Avalon Burst

asp_sem
Beginner
303 Views

Good day!
The question is in the attachment.
Thank you in advance.

0 Kudos
4 Replies
sstrell
Honored Contributor III
293 Views

What do you mean by a "shift" when reading the data in your question?  It's not clear what the issue is.

#iwork4intel

asp_sem
Beginner
287 Views

Hello. By shift in this case, I mean that the first value 1 is written at the initial address 25'd800000, and value 2 is read at the same address. And for some reason, the value 1 is read at the final address 25'd1454076.

Signal mem_rd_readdatavalid - this is a signal readdatavalid , and signal mem_rd_readdata - this is a signal readdata of avalon specification (burst transfer).

sstrell
Honored Contributor III
260 Views

So you're talking about the 1 at the very end of when readdatavalid is active?

What is the burstcount set to?  You may be reading from an address that you did not intend.

Check the Avalon spec for details on what a read burst looks like and verify.  See figure 15 here:

https://www.intel.com/content/dam/altera-www/global/en_US/pdfs/literature/manual/mnl_avalon_spec.pdf

#iwork4intel

asp_sem
Beginner
257 Views

Yes, I'm talking about 1 at the very end when readdatavalid is active. But, each time reflashing the FPGA, this shift is different. In the end, there may be 1 and 2.

BurstCount = 4.

I am trying to find a discrepancy between my signal generation code and the avalon specification. But so far no result.

Reply