DDR3 FPGA EMIF - Bank Interleaving for VIP Memory Bandwidth Efficiency

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

DDR3 FPGA EMIF - Bank Interleaving for VIP Memory Bandwidth Efficiency

1,132 Views

I read in various VIP reference design documents that bank interleaving helps with memory bandwidth efficiency (for VIP deinterlacer and frame buffer). Can you someone explain how to setup this bank interleaving?

In the Cyclone V FPGA DDR3 memory controller, should I use address mapping as CHIP-ROW-BANK-COL or CHIP-BANK-ROW-COL? Also how should I select the base addresses for the deinterlacer and frame buffer block for bank interleaving?

For my system, I have two deinterlacer and two frame buffers. DDR3 physical i/f is 32bit wide with total of 1GB capacity. The Avalon-MM i/f from the deinterlacer or frame buffer to the memory controller is 128bit wide.

Appreciate the help!

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.