DDR3 SDRAM UniPHY problem with parameters

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

DDR3 SDRAM UniPHY problem with parameters

913 Views

Hi.

I start to develop a new project, were i need to drive DDR3 chip. The external data bus I’d like set is 48 bit, in order to use 3 chip of DDR3 with 16 bit data each. So I’d like put 16 bit DQ group, but it is only possible set 4 or 8 bit. The number of chip select I’d like set is 3, but it is only selectable 1,2 or 4.

There is a method for set the right parameter for my project?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.