FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5946 Discussions

DDR3 SDRAM UniPHY problem with parameters

Altera_Forum
Honored Contributor II
741 Views

Hi. 

 

I start to develop a new project, were i need to drive DDR3 chip. The external data bus I’d like set is 48 bit, in order to use 3 chip of DDR3 with 16 bit data each. So I’d like put 16 bit DQ group, but it is only possible set 4 or 8 bit. The number of chip select I’d like set is 3, but it is only selectable 1,2 or 4. 

There is a method for set the right parameter for my project?
0 Kudos
0 Replies
Reply