FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5918 Discussions

DDR3 SDRAM Unimemphy issue with qsys design

Honored Contributor II

Hi there, 


I am beginner with DDR3 and try to integrate DDR3 SDRAM(MT41J128M16) with NIOS.My qsys design is having NIOS,DDR3 SDRAM Controller,JTAG UART and interconnect bridges. 

The issue is that when i generate the qsys design its get generated successfully but having warning with  

"Warning: System.ddr3_bot: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors." 

should i ignore this warning or is there any parameter that i have missed to configure properly. 




waiting for your reply. :( 



Hitesh Zanzmera
0 Kudos
0 Replies