FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5884 Discussions

DDR3 UniPHY controller on Stratix V initialization and calibration failed

Altera_Forum
Honored Contributor II
800 Views

Hi all, 

 

We are trying to implement a DDR3 UniPHY controller on Stratix V. Unfortunately when running the example design generated by the MegaWizard on board it always reports calibration failure (init_done is low, local_cal_fail is high, etc). We are pretty sure that we use correct timing parameters when generating the IP and acceptable memory clock frequency (actually we have tried 800M, 667M, 533M, 300M, etc). Also we are using the correct pin assignment for our own PCB. However, if we run the generated example design on the Stratix V devkit it works well. The only difference is the timing parameters and pin assignment. 

 

Does andbody have any idea about what might go wrong or how to debug it?  

 

Thanks in advance
0 Kudos
0 Replies
Reply