FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

DDR4 use part

schlee68
Beginner
355 Views

Hi- Everyone

I've used Xilinx before.

In Xilinx, PL(FPGA part) and PS(CPU part) are separate.

Of course, you can use it in the PL part and also in the PS part.

 

Is the question the same in Intel FPGA chips?

More specifically, is there any problem with using it in the PL(FPGA) part?

 

Thanks!

 

0 Kudos
1 Solution
sstrell
Honored Contributor III
333 Views

Not sure what you mean.  If you are referring to a stand-alone FPGA (not an SoC), then you would use one of the EMIF IP to access off-chip DDR4, making use of the resources in the device dedicated to this.  If you are talking about an SoC FPGA, then you can implement an EMIF in the FPGA side or via the HPS (hard processor system).

View solution in original post

0 Kudos
2 Replies
sstrell
Honored Contributor III
334 Views

Not sure what you mean.  If you are referring to a stand-alone FPGA (not an SoC), then you would use one of the EMIF IP to access off-chip DDR4, making use of the resources in the device dedicated to this.  If you are talking about an SoC FPGA, then you can implement an EMIF in the FPGA side or via the HPS (hard processor system).

0 Kudos
schlee68
Beginner
314 Views
0 Kudos
Reply