FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5875 Discussions

DSP Builder Advanced: integrator and differentiator blocks

Altera_Forum
Honored Contributor I
830 Views

Hello! 

I need to construct integrator and differentiator blocks in advanced blockset, so I need some delay to store previous data. I don't know how to do this, because there is different latency of blocks and there are errors about combinational loops. I think I could use valid signal, but don't know exactly how. And another problem is that sample time and clock frequency are different in my design. Help needed.  

Thank you.
0 Kudos
0 Replies
Reply