FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6355 Discussions

DSP Builder Diagram

Altera_Forum
Honored Contributor II
966 Views

Hello everyone, 

 

Somebody can helpme to understand the diagram that I attached, I was simulating the diagram in the coutinuos time and the results is good, but I dont understand the results obtained with the diagram with Altera Blocks. 

 

Please if you have any little comments, please make it.  

 

Thankyou for check my problem ... 

 

Jjeshua
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
278 Views

Hi, You have first convert your continuous model to z-domain (discrete model) and then convert your new model to canonical form. You can get information from the following reference: 

Gene F. Franklin, J.David Powell and Michael L. Workman, digital control of dynamic systems, 1998.
0 Kudos
Altera_Forum
Honored Contributor II
278 Views

Hi lok, 

 

 

Thank you!!! I will check the reference, but do think that the model in the Altera Block should be modified to be the same in the continuos time? sorry but i dont know, is my first time usng FPGA.  

 

Thank you 

 

Jjeshua
0 Kudos
Reply