FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6021 Discussions

DSP Builder Hardware in the Loop / FPGA I/O pins

Honored Contributor II

Hello, I’m having a lot of trouble getting an output in the FPGA pin using a HIL (Hardware in the Loop) block using Altera Block set library in Simulink. 

I made the design in the Simulink and compile and program without a problem, but when I replace it to the HIL block the inputs and outputs don’t get out of the FPGA 


Thanks for any help
0 Kudos
1 Reply
Honored Contributor II

I´m using a Cyclon IV E FPGA and have the same problem. Did you solve it? 


I tried the examples out of the DSP Builder handbook, but non of them worked on my device/system...