FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5990 Discussions

DSP Builder Hardware in the Loop / FPGA I/O pins

Altera_Forum
Honored Contributor II
757 Views

Hello, I’m having a lot of trouble getting an output in the FPGA pin using a HIL (Hardware in the Loop) block using Altera Block set library in Simulink. 

I made the design in the Simulink and compile and program without a problem, but when I replace it to the HIL block the inputs and outputs don’t get out of the FPGA 

 

Thanks for any help
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
95 Views

I´m using a Cyclon IV E FPGA and have the same problem. Did you solve it? 

 

I tried the examples out of the DSP Builder handbook, but non of them worked on my device/system...
Reply