FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

DSP Builder Signal Compiler Error

Altera_Forum
Honored Contributor II
‎10-25-2012 01:47 PM
1,166 Views

I have a model that gets all the way through the compilation and programming process but then freezes after the message that the programmer action is complete. I have left it at this point for 2.5 hours with no change and I have no idea what could be causing it. I have been able to program simpler designs with no problem but as soon as I put an FIR megablock in the model I get this error.

Preview file
32 KB
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.