FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5950 Discussions

Display Port IP video input format

User1580469001956815
263 Views

May I ask if the Hsync and Vsync of the display port ip input have video interface signal drift, because I have a 4k video source, the number of hsync lines per frame may be 2222 or 2221, but there is no way for such images Drive the panel, but my own production of VESA standard 4k video image works normally. I want to confirm if the display port can accept hsync more than 1-2 cycles or occasionally less hsync images.

0 Kudos
1 Reply
BoonT_Intel
Moderator
97 Views

Hi Sir,

Unfortunately the DP IP core only able to Accepts standard H-sync/V-sync input signal.

Reply