- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
we have ddr3 ip and pcie ip . is there any interconnect between DDR3 Mem controller to pcie for ddr3 mem debug.
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
The AN829 is the PCIe DMA reference design that works with On-Chip or external memory. It should be helpful for you as a starting point to validate/create your design if this is Arria 10 device.
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an829.pdf
Regards -SK
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page