FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5982 Discussions

how to validate the ddr3 memory through PCIE interface?

sbala31
Beginner
244 Views

we have ddr3 ip and pcie ip . is there any interconnect between DDR3 Mem controller to pcie for ddr3 mem debug.

0 Kudos
1 Reply
SengKok_L_Intel
Moderator
120 Views

Hi,

 

The AN829 is the PCIe DMA reference design that works with On-Chip or external memory. It should be helpful for you as a starting point to validate/create your design if this is Arria 10 device.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an829.pdf

 

Regards -SK

Reply