FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

DisplayPort Sink | 2 Pixel per Clock Video | Output not correct

WFitt
Novice
235 Views

Hi,

I am using a DisplayPort IP core as sink, two 2.7 GB lanes, 1920 x 1080.

It works perfectly with 1 pixel per clock.

For a new project I need video data with even and odd pixels output

So I configured the IP core with 2 pixel per clock and after generation the video data output port of the clock recovery core has a width of 48 bit as expected.

But only the lower 24 bits contain video data, the upper 24 bits are always 0.

The pixel clock output of the clock recovery core amounts to 74.5 MHz, the clockx2 output  149 MHz. So the clocks seem to be correct.

Is there some additional setting i have to configure to get a 2 pixel per clock 48 bit video output?

0 Kudos
1 Solution
Deshi_Intel
Moderator
223 Views

HI,


You can learn more about expected video data interface output from DP user guide doc (chapter 6.5.4, page 102)


Like wise you can also try generate DIsplayPort example design and monitor the vide traffic transaction.


Thanks.


Regards,

dlim


View solution in original post

3 Replies
Deshi_Intel
Moderator
224 Views

HI,


You can learn more about expected video data interface output from DP user guide doc (chapter 6.5.4, page 102)


Like wise you can also try generate DIsplayPort example design and monitor the vide traffic transaction.


Thanks.


Regards,

dlim


WFitt
Novice
215 Views

Hi!

Thank you for yor reply!

Finally, I found the cause of the issue with video data output in my DisplayPort top level module. A vector had the wrong size.

Regards 

Wolfram

 

 

Deshi_Intel
Moderator
211 Views

HI,


Np, I am glad that you fix the issue


Alright, I am now setting this case to closure.


Regards,

dlim


Reply