FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5952 Discussions

Does an ATX PLL configured as a Clock Buffer need a reference clock of it's own or can the pll_refclk0 port be tied to ground?

alinave
Beginner
273 Views

I have created the example design for Interlaken Gen2 for Stratix 10. The example design instantiates three ATX PLL, the ceter one is used as the transmit PLL while the top and bottom ones are used as Clock Buffers. I noticed that the pll_refclk0 input of the ATX PLLs being used as a clock buffer is tied to 0 and is powered down. Is that the correct way to implement an ATX PLL as a buffer?

Thanks,

Naved

0 Kudos
3 Replies
Deshi_Intel
Moderator
117 Views

HI,

 

I am not familiar with Interlaken GEN 2 design implementation but below is the ground rule of refclk connection of the ATX_PLL that act as clock buffer

 

  1. If planning to reconfigure this clock buffer ATXPLL into a Main ATXPLL please connect pll_ref_clk0 to the appropriate refclk source
  2. Otherwise, it's safe to tie it off like to GND as the design block doesn't function as PLL, it's merely function as clock buffer only

 

I believe the reference design operate using option 2. That's why you see clock buffer ATX_PLL refclk pin is tied to GND.

 

Thanks.

 

Regards,

dlim

alinave
Beginner
117 Views
Deshi_Intel
Moderator
117 Views

Welcome !

Reply