FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6670 Discussions

Dual Data rate transmission

Altera_Forum
Honored Contributor II
‎09-23-2009 06:26 AM
1,097 Views

Hi All, 

 

I have one device which is transmitting and receiving data at both clock edge ( falling and rising edge ).  

 

Any one have concept of designing this type of module which tx and rx data at both edge of clock ? 

 

Thanks in advance 

 

Regards, 

Hardik Sheth
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-23-2009 06:58 AM
383 Views

Hi Hardik, 

you can use the megafunctions ALTDDIO_IN and ALTDDIO_OUT to handle double data rate transmission.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.