FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5951 Discussions

Emif link error with command "master_read_32"

Длаза
Novice
213 Views

Hi!

When I linked to DDR4 device  in EMIF toolkit, I see this error (error_cmd_master_read_32.png) in system console. What it is?

0 Kudos
1 Reply
yoichiK_intel
Employee
173 Views

Hi

Does your design has multiple DDR4 design daisy chained ?

Reply