FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5887 Discussions

Error 12006 when compiling clock buffer

BVola
Beginner
362 Views

I have a design instantiating two clock buffers (ALTIOBUF). The design synthesizes fine in Synplify Pro, but when I compile the netlist in Quartus Prime Lite, I get the error: Error (12006): Node instance "clk_buf_altclkctrl_0_sub_component" instantiates undefined entity "clk_buf_altclkctrl_0_sub_0".

 

I've included the files 'clk_buf.v' (my top-level buffer) and 'clk_buf_altclkctrl_0.v' in my Synplify project.

 

Is there a file(s) that is supposed to be included in Quartus?

0 Kudos
5 Replies
AnandRaj_S_Intel
Employee
174 Views

Hi Barry,

 

  1. Include .qip file in quartus.
  2. Instantiate ALTIOBUF in top level file.

 

Regards

Anand

BVola
Beginner
174 Views

I've included the .qip file. Not sure what you mean by "Instantiate ALTIOBUF..." Using the IP tool I created a module called "clk_buf"; THAT is instantiated at the top leve:

 

//clock buffers clk_buf CK_MAIN ( .inclk (clk_in), .outclk (clk) );   clk_buf CK_SPI ( .inclk (spi_clk_in), .outclk (spi_clk) );

 

AnandRaj_S_Intel
Employee
174 Views

please share the project.

BVola
Beginner
174 Views

Apparently, I don't need to instantiate clock buffers; the tool automatically adds them. Is that correct?

AnandRaj_S_Intel
Employee
174 Views

Yes,Please share the project? for further support

Reply