FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Объявления
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Обсуждение

Error 129037 when compiling core

FZhao12
Partner
856Просмотр.

Error (129037): Output port OUTCLK on atom "ddr_0002:ddr_inst|ddr_pll0:pll0|uphy_clkbuf_memphy", which is a stratixv_phy_clkbuf primitive, is driving one or more illegal destinations。

0 баллов
3 Ответы
NurAida_A_Intel
Сотрудник
700Просмотр.

Hi,

 

Thank you for joining this Intel Community.

 

May I know which Quartus version are you using? Is it v14.1? We had a similar quartus error reported in the past when using Quartus v14.1.

 

Can you try to run the design in Quartus 14.0.2 or v13.0 , check if the failure is reproduce-able?

 

If you still encounter similar issue, it possible to get your design so that I can debug it from my side or maybe you can provide the steps to reproduce the error?

 

Let me know your feedback.

 

 

Thanks

 

Regards,

Aida

FZhao12
Partner
700Просмотр.

The problem is solved, you can't connect the following PLL output breaks when instantiating, then compile the first step, then run the pin assignment script file once, and then compile it all, no matter the version, thank you

NurAida_A_Intel
Сотрудник
700Просмотр.

Glad to know everything is working fine at your side now. Thank you for sharing 😊

Ответить