FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5988 Discussions

Error (171172): Detected conflicting assignments - for clock input

Altera_Forum
Honored Contributor II
826 Views

Hi, 

 

I created a design in DSP Builder and generated the QIP and VHDL files. I then included the top level VHDL file in a Verilog file in order to make port and DAC connections on the DE4 board. 

 

When I compile the design, I am getting this error if I am trying to assign PIN_A21 or any other clock pins to the input clock port. I am able to assign all other pins except the clock. 

 

Please let me know how can I resolve this error. 

 

Thanks.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
80 Views

Got it resolved.

Reply