Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Beginner
471 Views

Errors when using the "MAX 10 Single-Port Triple Speed Ethernet and On- Board PHY Chip Design Example User Guide"

Hi all,

 

When I use the MAX 10 Single-Port TSE reference design. I encounter some problems. I use version 18.0 of the reference design in Quartus 18.0. First of all when I open the design in platform designer only the Triple-Speed Ethernet IP is recognized. For the other components such as the Ethernet Packet Monitor and the Ethernet Packet Generator I get an error saying: component could not be found or instantiated.

 

I could only replace the Avalon-ST Multiplexer, Avalon-ST Splitter and the Error adapter. In my current design I have left out the Packet Generator and Packet Monitor and exported one source of the Splitter and one sink of the Multiplexer.

But when I run the test (TEST_ST_LB 1000M) now with the external packet generator the statistic counter of the TSE MAC gives for aFramesTransmittedOK = 406491076

aFramesReceivedOK = 0

 

My goal is to monitor the incoming and outgoing Ethernet packets of the TSE MAC so later on I can export the source and the sink of the TSE MAC to the HSMC pins of my MAX10 FPGA.

 

Could any one help me out? How can I get this working with the tcl scripts of the reference design?

Any help would be appreciated.

 

Tags (1)
0 Kudos
12 Replies
Highlighted
Moderator
23 Views

Hi Mansur,

 

I believed you are referring to TSE reference design in below link.

https://fpgacloud.intel.com/devstore/platform/16.0.0/Standard/max-10-single-port-triple-speed-ethern...

 

As you can see, the reference design is developed and validated in Quartus v16.0. My recommendation is to try to bring up the board and test everything in v16.0 first as v18.0 is not validated. We don't support reference design migration

 

  1. For the v18.0 QSYS design component could not be found issue
  • I take a look and found out the QSYS IP design hw.tcl files are missing. It's was available in original v16.0 reference design.
    • Attached is the design hw.tcl zip file. You can unzip and places these tcl files in "max10tse_q_18_0_std_project\platform"
    • In Platform Designer, goto tools -> Options, add in "max10tse_q_18_0_std_project\platform" in IP Serach Path. QSYS design should be refresh and you should see the design component not found issue go away
  1. For the no receiving data failure debug
  • Again, my recommendation is to get the reference design working first
    • Then you can slowly modify the reference design per your design requirement. If it fail, then it's easy to isolate where is the issue with the new modified design as well.

 

Thanks.

 

Regards,

dlim    

0 Kudos
Highlighted
Moderator
23 Views

posted a file.
0 Kudos
Highlighted
Beginner
23 Views

Hi dlim,

 

Thanks for your quick reply.

Now the statistic counters in the System Console give the right amount of received and transmitted Ethernet packets.

But the packets dont show up on the receiving Ethernet port in Wireshark. Do you know why and how I could receive them there?

I configure Both FPGA's with the same tcl script.

 

Kind regards,

Mansur

0 Kudos
Highlighted
Moderator
23 Views

HI Mansur, I presume you are still testing "Avalon-ST reverse Loopback Test" TEST_ST_LB 1000M ? You may want to probe on board FPGA Ethernet TX channel to see is any data traffic coming out from FPGA TX ch to wire shark RX ch or not If data traffic is running on board then maybe could be some setting issue with wire shark Thanks. Regards, dlim
0 Kudos
Highlighted
Beginner
23 Views

Hi Dlim,

 

Yes it's still about the "Avalon-ST reverse Loopback Test" TEST_ST_LB 1000M.

I already tried to view the TX channel and RX channel signals on a scope, by measuring on the HSMC pins of the MAX 10 Development kit.

But I couldn't see any of the signals except for the FIFO RX and TX clocks. On the other pins I only detected noise.

This was the case when I used the "Standard Differential Host Pinout" of the HSMC Specification. But I geuss only the "Standard Single-Ended Host Pinout" is supported by the MAX 10 Development kit.

But now that I am trying to map the Avalon-ST signals of the TSE MAC according the Single-Ended Host Pinout I discovered that not all pin mapping is documented in the MAX 10 User Guide.

 

Could you confirm which Pinout I should use for the MAX 10 Development kit?

 

Kind regard,

Mansur

 

 

0 Kudos
Highlighted
Moderator
23 Views

Hi Mansur,

 

Looks like you are running test using your own TSE design instead of the "MAX10_TSE_On-board_PHY_Design_Example" (max10tse_q_16_0_project) as example design TSE is connected to on board Marvell 88E1111 PHY chip, and not to HSMC connector.

For question on supported IO standard on HSMC connector

 

For question on supported IO standard on Avalon-ST signal

  • Avalon-ST is just internal signal inside FPGA. If you had plan to pull it out and connect to external FPGA ball pin then it's really up to user on how you want to use it.
  • For instance, if you plan to connect it to HSMC connector then you can refer to recommended IO standard usage for HSMC in user guide doc. Avalon ST is not differential signal grouping so you should be using single ended IO standard like 2.5V instead of LVDS

 

Thanks.

 

Regards,

Deshi

Highlighted
Beginner
23 Views

Hi Deshi,

 

When using the single ended IO standard there is only a mapping of the first 16 data pin pairs of the HSMC connector of the MAX 10 Development kit and the HSMC card.

And additionally 2 extra data pin pairs D0, D1, D2 and D3.

Now I'm missing 6 data pin pairs for the Avalon-ST.

But I can't find the pin Mapping for the other data pins described in the HSMC Specification. For example D8 (pin 53) or D10 pin 55.

 

Is there an additional Pin mapping of the MAX 10 HSMC pins available or are these data pins limited by the 18 data pin pairs that I am using now?

 

Kind regards,

Mansur

0 Kudos
Highlighted
Moderator
23 Views

HI Mansur,

 

I am not sure which doc that you are referring to but in attached Max10 dev kit user guide doc (page 18, table 4-18 HSMC schematic signals), I can definitely see more than 18 data bus pins on HSMC that can be used for 2.5V IO standard.

 

Can you double check again ?

 

Thanks.

 

Regards,

dlim

Highlighted
Beginner
23 Views

Hi dlim,

 

Yea there is more than 18 data pins, but the Mapping with the HSMC specifications isn't right.

But I have already solved it by using the schematic of the MAX 10 development kit for the pin mapping.

 

Kind regards,

Mansur

0 Kudos
Highlighted
Beginner
23 Views

Hi dlim,

 

I have another issue with my design. Now I am able to see the Avalon-ST signals which I mapped to the top level file top.v on my scope. But these signals do not appear as I expected (square waves) but more like sine waves.

I think that the risetime of the clock signal is not met which causes a sine wave instead of a square wave.

So I tried to test the Reference design in 100Mbit mode instead of 1000Mbit mode. But I can't seem to get the design in 100Mbit mode.

My question is: do I need to change the clock speed in the top.v file, by replacing enet_tx_125 with enet_tx_25 as clock parameter for the TSE MAC

Or can I change the clock speed through the System Console with the tcl script?

 

in the attachment you can see in orange the clock (enet_tx_125) which is way smaller than I expected. The green line is rx_dval, yellow line is rx_data[0] and purple is rx_data[7].

As you can see the data is not a squarewave as in my simulation.

 

Kind regards,

Mansur

 

0 Kudos
Highlighted
Moderator
23 Views

Hi Mansur,

 

Pls see my reply below.

 

  1. Regarding bad signal quality on 125MHz clock
  • This is purely signal integrity debug. It depends on how clean is the on board clock signal routing from FPGA output pin to on board Ethernet PHY chip.
    • You may want to check with your board designer team for debug
  1. Regarding TSE IP speed change from 1000M to 100M
  • If you are using the TSE reference design, then no RTL design changes is required at top level design as you can see from attached pic showing reference design is using FPGA internal PLL to switch between different clock frequency
    • to perform the TSE speed change, yes. Follow the instruction as shown in attached screenshot from Max10 TSE user guide doc to execute the correct TCL command

 

Thanks.

 

Regards,

dlim

Highlighted
Moderator
23 Views

posted a file.
0 Kudos