FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

External Memory Controller Design

JLee25
Novice
849 Views

Hi,

I am looking for data on external memory controller.

 

My plan is a kind of memory controller that can provide services to multiple-maters to read/ write at specific address ?

 

Can you help on this topic?

 

Thank you!

 

Regards,

Johnson

0 Kudos
3 Replies
NurAida_A_Intel
Employee
533 Views

Dear JLee25,

 

You may refer to this EMIF handbook for data on external memory controller. I sincerely hope this is helpful.

 

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/external-memory/emi_ip.pdf

 

Thanks.

 

Regards,

NAli1

0 Kudos
JLee25
Novice
533 Views

Hi NAli1,

Thank you for the reply.

 

So if I am looking for similar data for Cyclone 10, I should refer to,

https://www.intel.com/content/www/us/en/programmable/documentation/mls1506089797502.html

 

Regards,

Johnson

0 Kudos
NurAida_A_Intel
Employee
533 Views

Hi JLee25,

 

You are more than welcome. 🙂

 

Yes, you are right. You can refer to the document (link provided by you) for Cyclone 10 data.

 

Regards,

NAli1

0 Kudos
Reply