FIR Coefficient Reload Problmes

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

FIR Coefficient Reload Problmes

954 Views

I've already posted an reply with a specific question regarding this problem into an old thread (https://www.alteraforum.com/forum/showthread.php?t=56082), but I think, I should start a new thread, because these issues might not even be related.

Here is the problem. I have an FIR filter in a Nios 2 QSYS system (created with FIR II). The streaming inputs and output are connected to FIFOs (which are written by the processor) and the filters seems to work correctly (with the preconfigured coefficients in QSYS).

However, I want to dynamically change these values over the provided MM interface. My issue is that writing to this interface has no effect and reading deadlocks the whole system.

Has anybody ever got this working?

I am using Quartus version 18.0 (but I've also tried 17.0) and my target platform is a Cyclone IV (DE2-115 board).

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.