FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

FIR Compiler

Altera_Forum
Honored Contributor II
776 Views

I just try to use the FIR compiler.  

In the simulation(FIr Mega.vwf), there is no output. i understand that it is simple. However, i just couldn't get it. Can someone try to correct my input assertion, so that it can produce output? 

 

thx
0 Kudos
0 Replies
Reply