FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

simulation with modelsim from dsp builder

Altera_Forum
Honored Contributor II
921 Views

Hi everyone, 

 

I'm using DSP blocks to implement my design. 

simulation with simulink was successful but when I want to simulate with Modelsim I always have no outputs. when I compile with signal compiler the compilation is successful too. 

Is anyone have any idea about the cause of this problem; 

and is there a way to transform the input files from simulink (.mat files) to .vw files in order to try simulating with quartus II
0 Kudos
0 Replies
Reply