FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs have moved to the Altera Community. Existing Intel Community members can sign in with their current credentials.
6673 Discussions

simulation with modelsim from dsp builder

Altera_Forum
Honored Contributor II
‎05-16-2010 09:53 AM
1,091 Views

Hi everyone, 

 

I'm using DSP blocks to implement my design. 

simulation with simulink was successful but when I want to simulate with Modelsim I always have no outputs. when I compile with signal compiler the compilation is successful too. 

Is anyone have any idea about the cause of this problem; 

and is there a way to transform the input files from simulink (.mat files) to .vw files in order to try simulating with quartus II
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.