FIR IP

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

FIR IP

439 Views

Hi,
I was simulating a 35 tap fractional filter operating at 150MHz clock implemented using intel FIR IP.
The input sampling rate is 150msps and output sampling rate is 100msps (interpolation factor:2, decimation factor:3).
So the ip gives 2 valid data output in 3 clock cycles as represented in case 1 in the attached excel sheet(refer SRC_DOWN23_FIR_IP_configurations and timing_diagram.xlsx)
But is there any chance of getting output data as represented in case2 in SRC_DOWN23_FIR_IP_configurations and timing_diagram.xlsx ?

Thanking you in advance.

Elizabeth

300 KB

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.