FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

FIR compiler MegaCore function

Altera_Forum
Honored Contributor II
‎09-10-2014 03:59 AM
1,421 Views

Hi All, 

 

I was using DSP Builder to generate a FIR Compiler block in a model. After clicking Step 2: Generate in IP Toolbench, I got error messages: 

 

MegaCore function Generation Error 

IP Functional Simulation Model Creation Failed 

Error: Quartus II 64-bit Analysis & Synthesis was unsuccessful 

 

Any solution/idea to fix the error is welcome. 

 

The softwares I used: 

 

Quartus II 64-bit 13.1 Web Edition 

DSP Builder 13.1 

Matlab & Simulink 2012a 

I don't have a paid license for Quartus and DSP Builder, yet 

 

Many Thanks, 

Lee
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-10-2014 05:05 AM
547 Views

Hi All, 

 

I fixed the issue. I changed the device from Stratix III to Cyclone III. This is because the web edition does not support Stratix III. 

 

Lee
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.