- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello, guys. I have a simple question.
I'm creating ALTLVDS_rx megafunction with external pll on Cyclone V. Which high speed clock rate (rx_inclock) should I use? Support says that C0 (Fast Clock): Freq = data rate, C1: Freq = data rate / serialization factor. But "LVDS SERDES Receiver IP Core User Guide", page 3, tells us that "The Cyclone series uses DDIO register as part of the SERDES interface. Because data is clocked on both the rising edge and falling edge, the clock frequency must be half the the data rate." ... so Table 3 : "Fast Clock = Data Rate / 2, Slow Clock (outclock) = Data Rate / seralzaion factor".- Tags:
- Cyclone® V FPGAs
Link Copied
0 Replies
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page