- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I am attempting to interface with the Generic Serial Flash Interface (GSFI) IP core without using a NIOS II or JTAG to Avalon Bus master. I believe that I am following the exact procedures to read from the flash, but I am only getting one read out instead of a burst of 8 like I put in. In my signal tap you can see the values are being written as they should be (this is the same as the reference design so I know the values should be correct). Additionally, this corresponds to Figure 3 from the Generic Serial Flash Interface Intel FPGA IP Core User Guide. I can provide my source code if that would be of use, but it seems all fairly straightforward so I guess I am just a bit perplexed on where to go next. Additionally, the data that I get out (seen in my second attachment) shouldn't be there as (I believe) I erased the flash...
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page