Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
723 Views

HDL-master for SDRAM controller

Hi, 

 

I'm trying to connect my own hdl-master with DDR SDRAM Controller (MegaCore) for writing in off-chip memory. This UG (http://www.altera.com/literature/ug/ug_ddr_sdram.pdf) doesn't contain any information about basic avalon signals (write,writedata and etc.). 

How I must to control this signals in my master? How the address space is allocated in controller? 

For example, I attempted to write word of data in base controller address (without any offset) but it doesn't produce the expected result. 

 

Thanks for any help.
0 Kudos
2 Replies
Altera_Forum
Honored Contributor I
33 Views

The avalon specification is here (http://www.altera.com/literature/manual/mnl_avalon_spec.pdf). 

Writing to the base address should work. Just remember that on an avalon master interface, the address is byte aligned, and not word aligned like on a slave interface.
Altera_Forum
Honored Contributor I
33 Views

Somewhere in this tutorial .zip file are a bunch of components written for Qsys (and SOPC Builder), two of which are read and write masters. They should give you a good idea how to structure your logic: http://www.altera.com/support/examples/design-entry-tools/qsys/exm-qsys-tut.html (http://www.altera.com/support/examples/design-entry-tools/qsys/exm-qsys-tut.html?)

Reply