FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

DDR-SDRAM controler

Honored Contributor II

I have found some strange behavior of DDRSDRAM-controler. 

when power up my system, the core does not work good. 

but, once I put reset signal in the SOPC builder. 

it works well. 


I thought this is matter of time. 

so, I made counter which count till 1sec ( I tried 10 sec as well ). 

and make reset signal. 

but the reset does not work. no matter how long it waits. 

then I put reset signal externally, it works again. 


what happens in the SDRAM?
0 Kudos
0 Replies