FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5951 Discussions

Handle out of ordered PCIe completions

Altera_Forum
Honored Contributor II
803 Views

Hi, 

 

If am facing an issue while handling out of ordered PCIe completions.  

 

Its clear from the Specs that completions corresponding to single read request always return in order. 

 

But in my application my block size is 8KB. So i need to split my request into 2kB x 4. 

 

So to handle out of ordered completions from multiple request I need a Big Buffer. 

 

Is there a second option to handle this Issue????? 

 

Thanks in advance
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
73 Views

Well, the only other option is to wait for all completions for a single read request to arrive and then to issue the next request. Sorry, but there is nothing else you can do about it.

Reply