FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6537 Discussions

Handle out of ordered PCIe completions

Altera_Forum
Honored Contributor II
‎06-05-2012 03:46 PM
1,064 Views

Hi, 

 

If am facing an issue while handling out of ordered PCIe completions.  

 

Its clear from the Specs that completions corresponding to single read request always return in order. 

 

But in my application my block size is 8KB. So i need to split my request into 2kB x 4. 

 

So to handle out of ordered completions from multiple request I need a Big Buffer. 

 

Is there a second option to handle this Issue????? 

 

Thanks in advance
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-07-2012 10:37 AM
334 Views

Well, the only other option is to wait for all completions for a single read request to arrive and then to issue the next request. Sorry, but there is nothing else you can do about it.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.