FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5946 Discussions

Skip Initialization sequence for IP DDR2 SDRA

Altera_Forum
Honored Contributor II
769 Views

Hello, 

 

I want to do some tests with a DDR2 SDRAM on a Stratix IV. :) Beforehand i want to simulate with DDR2 model but there is a very very long time of initialization. Of course it doesn't interest me and so I want to skip this sequence. 

 

Is there a solution for this ? :confused:
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
103 Views

I finally found the solution 

 

In the MegaWizard while creating the IP , there is an option, put "Skip Calibration" !
Reply