FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
6159 Discussions

High-speed Reed-Solomon configaration

ASHWINI
Beginner
472 Views

I was going through the High-speed Reed-Solomon IP Core User Guide, there I was found Parallelism (P) concept, can u explain the Parallelism concept and related configuration for custom RS FEC i.e RS(198,194) of encoder and the decoder .

0 Kudos
2 Replies
CheePin_C_Intel
Employee
139 Views
Hi, As I understand it, you have some inquiries related to the general concept on some of the feature of the HSRS IP. For your information, the parallelism is referring the number of parallel inputs and outputs. The higher the number set, meaning there will be more data going into the IP at one time. As for the "related configuration" inquiry, sorry as I am not very clear about it, would you mind to further elaborate on it? Sorry for the inconvenience.
ASHWINI
Beginner
139 Views

@cheepinc_Intel​ 

can you give the clear information about that IP

 

Reply