FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Hil

Altera_Forum
Honored Contributor II
726 Views

I have an amplitude modulation simulink model singen1.mdl (attached). Now I want to replace the Delay, product, bus builder and gnd blocks with a HIL block. How can I do this? I couldn't find help from the DSP builder handbook vol 2 section 5. They dont talk about how to replace the blocks with an HIL block. 

 

https://www.alteraforum.com/forum/attachment.php?attachmentid=3467
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
44 Views

what part are you stuck on in the HIL Design Flow from Volume 2 Section 5?

Altera_Forum
Honored Contributor II
44 Views

The fourth step to replace the functional blocks with a HIL block. After we compile using signal compiler we need to create another simulink model same as the previous but just the functional blocks replaced with HIL block. In the tutorial a simulink model freqsweep_HIL.mdl was provided. My question is how were the functional blocks replaced by a HIL block. To be more specific when you take the HIL block from the simulink library it doesn't have any input and output ports. How does the HIL block get its input and output ports.

Altera_Forum
Honored Contributor II
44 Views

you double click the HIL block, then select the Quartus II project created by Signal Compiler. follow the configuration and it will generate a new block with proper ports

Reply