How To do 90' shift alignment with Data and wrt out_Clock in ALT_LVDS TX ip.

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

How To do 90' shift alignment with Data and wrt out_Clock in ALT_LVDS TX ip.

1,072 Views

Hi all,

I'm Lalith , Im using ALT lvds TX Ip (7 bit serialisation , 329 Mbps line rate ) in my design with cyclone 4 device. integration of IP is done but as per my other side device . I need total 90 degree shift with output data and out clock . but Ip o/p is at 45 degree shift only .

how to shift my Tx_Out data by 45' extra (total I need 90') with respective Tx_out_clk (from +'ve edge) . ??

attachments : simulation window Screen shot.

Thanks in advance

Lalith

21 KB

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.