How can I test a Nios sysem with OpenCore Plus component

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

How can I test a Nios sysem with OpenCore Plus component

993 Views

Hi,

I have a problem to test my FPGA-Design with NIOS II and the DDR2High-Performance-Controller. I have a FPGA Design in which I have a SOPC-block. The block includes a NIOS II and the OpenCorePlus DDR2-High-Performance Controller.When I want to test my FPGA-design, I only have the possibility to use the Programmer from Quartus II with connected JTAG cable. Unfortunately I do not know how I can test my NIOS II C-code on this system because I am not able to send the code with the Flashprogrammer and the SOPINFO-file which is related to my FPGA-Design. Is there a possibility to test my system?

Helpful replies would be very very nice!

CHeers Steffen

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.