Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Beginner
160 Views

How can be Generate Accurate 622.08MHz(For STM-4 application) clock in ArriaV PLL with the help of input clock 77.76 Mhz

This is regarding the clock (622.08 M) generation issue from ArriaV PLL.

Input clock is 77.76 Mhz to PLL block. Expected PLL output clock is = 622.08 Mhz, But Actual generated clock is 622.28 Mhz. Pll clock is constraint by using “derive_pll_clocks”. Please see the attached screen sort for PLL configuration

0 Kudos
1 Reply
Highlighted
Employee
4 Views

Hi ,

I am working internally on the above request

 

0 Kudos