How change the memory size in PCIe Hard IP in Qsys

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

How change the memory size in PCIe Hard IP in Qsys

985 Views

I have successfully generated the Altera cyclon4GX PCIe gen1 x4 HardIP example using PCIe compiler in Qsys with on chip memory and DMA using Quartus 11.

Pci express core contains the following BARs

(1) BAR0 - Contains 27 bit (auto) prefetchable memory that can support upto 128MByte of memory

(2) BAR2 - Contains 27 bit (auto) non-prefetchable memory that can support upto 128KByte of memory.

I would like to change the BAR0 and BAR2 to support much lower size may be 128MBytes of memory. I am not sure how to change this value ?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.