FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

How do I constrain VIP (QSYS) build?

Altera_Forum
Honored Contributor II
‎02-19-2016 06:18 PM
888 Views

Hello Guys, 

 

I have designed a simple VIP designed with QSYS. The design has 

The following IPs: Frame_Reader, Sequencer, LPDDR2 and ITC. 

My question is, how do I properly constrain the design? It 

Looks like each one of the IPs generated has its own .sdc 

Which I assume is loaded in automatically by Quartus. 

The timing analysis fails and I am getting inconsistent behavior 

With every build especially the LPDDR2. 

 

Thanks for your help, 

S. 

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-19-2016 07:37 PM
190 Views

Another question, how do I Signal-Tap inside the QSYS block? 

 

Thanks, 

S.
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.