FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5982 Discussions

How do I constrain VIP (QSYS) build?

Altera_Forum
Honored Contributor II
797 Views

Hello Guys, 

 

I have designed a simple VIP designed with QSYS. The design has 

The following IPs: Frame_Reader, Sequencer, LPDDR2 and ITC. 

My question is, how do I properly constrain the design? It 

Looks like each one of the IPs generated has its own .sdc 

Which I assume is loaded in automatically by Quartus. 

The timing analysis fails and I am getting inconsistent behavior 

With every build especially the LPDDR2. 

 

Thanks for your help, 

S. 

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
99 Views

Another question, how do I Signal-Tap inside the QSYS block? 

 

Thanks, 

S.
Reply