FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6514 Discussions

How do i use E-Tile Transceiver Native PHY Intel Agilex FPGA IP?

kokodo
Beginner
1,240 Views

    I tried to connect my own MAC ip with the E-Tile Transceiver Native PHY Intel Agilex FPGA IP.But only tx channnel works correctly.The rx data did not meet expectations.

    If i connect the MAC PMA tx data to MAC PMA rx data,the mac IP works correctly,So i suspect a problem with the serdes IP configuration.I have read the use guide bug still can't find the problem.

    I don't know how to locate the problem.Can you give me an example design with 25G,2 eth port.

    My quartus version is 22.4,Device is Agilex:AGFB027R25A2E3E.

Labels (1)
0 Kudos
4 Replies
ZiYing_Intel
Employee
1,107 Views

Hi,

 

For further information about 25G 2 port design, you may refer to link below, https://www.rocketboards.org/foswiki/Projects/Agilex7SoCFTileDesignExampleWithIEEE1588PTP25GE

 

Best regards,

zying


0 Kudos
kokodo
Beginner
1,065 Views

I want an E-Tile Transceiver Native PHY Intel Agilex FPGA IP,not F-Tile

0 Kudos
ZiYing_Intel
Employee
998 Views

Hi,

 

I only found this 25G E-tile example design. For further information about 25G E-tile example design, please do refer to the link below, https://www.rocketboards.org/foswiki/Projects/AgilexSoCETileDesignExampleFor25GbeWithIEEE1588PTPSustaining

 

Best regards,

zying


0 Kudos
ZiYing_Intel
Employee
915 Views

Hi,


Since no hear any feedback from you, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread.


Best regards,

zying


0 Kudos
Reply