FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

How to add BFM design file in project containg IP core

Altera_Forum
Honored Contributor II
‎12-06-2010 11:49 AM
1,139 Views

Hi, 

 

 

I am new to Quartus II tool.  

 

I have generated PCIe Hard IP (Arria II GX) simulation model with the help of MegaWizard Plug-In Manager flow in Quartus II 9.1 version. I followed the steps given in chp 2 of PCI Express Compiler User Guide.  

 

Tool has generated .qip file successfully. But While adding it to current project, it only shows files related to PCIe IP core. It is not adding files related to Chaining DMA (BFM) and testbench files. But in .qip file, it has reference to all files.  

 

Can you please tell me, How to add these other files for doing simualtion?
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.