FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5878 Discussions

How to add BFM design file in project containg IP core

Honored Contributor II




I am new to Quartus II tool.  


I have generated PCIe Hard IP (Arria II GX) simulation model with the help of MegaWizard Plug-In Manager flow in Quartus II 9.1 version. I followed the steps given in chp 2 of PCI Express Compiler User Guide.  


Tool has generated .qip file successfully. But While adding it to current project, it only shows files related to PCIe IP core. It is not adding files related to Chaining DMA (BFM) and testbench files. But in .qip file, it has reference to all files.  


Can you please tell me, How to add these other files for doing simualtion?
0 Kudos
0 Replies