FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5875 Discussions

How to generate simulation model for PCIe endpoint

Altera_Forum
Honored Contributor I
792 Views

Hi,  

I'm using Megawizard 12.1 to generate PCIe core.  

In previous versions, I remembered there were a checkbox for you to generate simulation model at the end of Megawizard core customization. That will generate an .vo file for me to simulate the hard ip.  

In 12.1 i don't see any ?!?! 

Where the heck is it?  

 

Jeff
0 Kudos
0 Replies
Reply