FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5741 Discussions

How to messure the Delay of CPRI IP, T_R1

Altera_Forum
Honored Contributor I
794 Views

Hi 

In the Ug_CPRI,page 4-33, For CPRI RX PATH, There are The data delay to and through the CPRI MAP receiver block consists of the following measurable delays: 

Delay to synchronization pulses cpri_rx_rfp and cpri_rx_hfp 

Delay to assertion of the signal cpri_rx_start 

Delay to deassertion of the following pulse on the signal mapN_rx_resync 

 

I wonder know how to measure these delay value?
0 Kudos
0 Replies
Reply