According the GPIO Intel® FPGA IP User Guide, the DDIO can't be used for lvds data receiving. Is that ture?
I want to know how to receive 250MHz lvds DDR data? I used cyclone 10gx in project.
Looking forward your reply.
I second his question. Is this possible? please let us know. Thank you.
For more complete information about compiler optimizations, see our Optimization Notice.